Error Canceling Low Voltage SAR - ADC

نویسندگان

  • Jianping Wen
  • John T. Stonick
  • Dong-Yang Chang
  • Lichun Jia
چکیده

ACKNOWLEDGMENTS I would like to express my sincere and deep appreciation to my academic advi-sors, Dr. Gabor C. Temes and Dr. Un-Ku Moon, for the research project and excellent academic environment they provided for me. I have been honored and privileged to have worked under their supervision. Without their warm encouragement and academic guidance as well as their generous support, it would be impossible for me to complete the work presented in this thesis. Special thanks are extended to Dr. Byung-Moo Min for his competent expertise in circuit design that greatly helped me in the transistor level implementations of the designed A/D converter. The author also wants to thank Dr. Kyoung-Rok Cho for the valuable discussion on digital circuit design. I would like to express my appreciation to Dr. John T. Stonick for many enlightening discussions and comments on my research during our regular weekly research group meetings. I also would like to thank Prof. Robert J. Schultz for taking time out of his busy schedule to serve as the Graduate Council Representative of my committee. Many thanks, also, to Mr. José Silva for his kind help with his wonderful skills in various CAD tools. Without his help, I could not be able to complete my thesis now but I would still be exploring the details of those necessary CAD tools for my design. financial support to this project and their facilities for fabricating the prototype chip of this thesis. Finally, I would like to dedicate this thesis to my wife, Lichun Jia, and my daughter , Xueyin Wen. I would not be able to finish this thesis without the support of my loving family.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Low-power Techniques for Successive Approximation Register (sar) Analog-to-digital Converters

In this work, we investigate circuit techniques to reduce the power consumption of Successive Approximation Register Analog-to-Digital Converter (SAR-ADC). We developed four low-power SAR-ADC design techniques, which are: 1) Low-power SAR-ADC design with split voltage reference, 2) Charge recycling techniques for low-power SAR-ADC design, 3) Low-power SAR-ADC design using two-capacitor arrays, ...

متن کامل

Low-Power Architectures and Self-Calibration Techniques of DAC for SAR-ADC implementation

SAR-ADC is best suited for low power applications where power has a trade-off with speed. Use of redundant circuitry reduces the on chip area making it cost effective. DAC is one of the components of SAR-ADC that introduces error voltage due to mismatch and consumes large power other than comparator. Low power DAC architectures have been studied and analysed. To account for capacitor mismatch i...

متن کامل

Design and Evaluation of an Ultra-Low Power Successive Approximation ADC

Analog-to-digital converters (ADC) targeted for use in medical implant devices serve an important role as the interface between analog signal and digital processing system. Usually, low power consumption is required for a long battery lifetime. In such application which requires low power consumption and moderate speed and resolution, one of the most prevalently used ADC architectures is the su...

متن کامل

An 11-Bit Single-Ended SAR ADC with an Inverter-Based Comparator for Design Automation

This paper proposes a low power single-ended successive approximation register (SAR) analog-to-digital converter (ADC) to replace the only analog active circuit, the comparator, with a digital circuit, which is an inverter-based comparator. The replacement helps possible design automation. The inverter threshold voltage variation impact is minimal because an SAR ADC has only one comparator, and...

متن کامل

A sub-1 Volt 10-bit supply boosted SAR ADC design in standard CMOS

This paper presents a new very low-power, low-voltage successive approximation analog to digital converter (SAR ADC) design based on supply boosting technique. The supply boosting technique (SBT) and supply boosted (SB) circuits including level shifter, comparator, and supporting electronics are described. Supply boosting provides wide input common mode range and sub-1 Volt operation for the ci...

متن کامل

A 2.5 V 10 bit SAR ADC

Presented here is a lObit SAR ADC working over a wide supply range of 5.W to 2.W. The circuit is built in a CMOS process with Metal-Poly capacitors. Issues related to low voltage sampling circuitry design and low voltage high speed comparator design are discussed. Silicon evaluation results are presented.

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2000